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ABSTRACT 
We report on the fabrication of field-effect transistors based on single and bilayers of 
the semiconductor WS2 and the investigation of their electronic transport properties. 
We find that the doping level strongly depends on the device environment and that  
long in-situ annealing drastically improves the contact transparency allowing four-
terminal measurements to be performed and the pristine properties of the material to 
be recovered. Our devices show n-type behavior with high room-temperature on/off 
current ratio of ~10
6
. They show clear metallic behavior at high charge carrier 
densities and mobilities as high as ~140 cm
2
/Vs at low temperatures (above 300 
cm
2
/Vs in the case of bi-layers). In the insulating regime, the devices exhibit variable-
range hopping, with a localization length of about 2 nm that starts to increase as the 
Fermi level enters the conduction band. The promising electronic properties of WS2, 
comparable to those of single-layer MoS2 and WSe2, together with its strong spin-
orbit coupling, make it interesting for future applications in electronic, optical and 
valleytronic devices. 
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Transistor scaling issues related to increased heat dissipation due to short-
channel effects clearly show the strong need for new materials with enhanced 
characteristics for electronics. Two-dimensional (2D) materials and transition metal 
dichalcogenides (TMDs) among them, are widely investigated at the moment, due to 
the rich diversity of mechanical, electronic and optoelectronic properties. Initiated in 
2004 by the isolation of graphene,
1
 which further became one of the most intensively 
investigated materials, the field expanded to other 2D materials such as TMDs. 
Despite its outstanding carrier mobility,
2
 graphene lacks a bandgap, which limits its 
applications in electronics. TMDs on the other hand are a family of materials with a 
wide variety of electronic properties.
3
 Typically described by the formula MX2, where 
M stands for a transition metal (Mo, W, Nb, Ta) and X for a chalcogenide atom (S, 
Se, Te), this material family is composed of semiconductors (MoS2, MoSe2, WS2, 
WSe2, …), metals (NbTe2, TaTe2, …) and superconductors (NbS2, NbSe2, …).  
Among the semiconductors in the family of TMDCs, MoS2 isolated in the single-layer 
form was first to attract attention, demonstrating high on/off current ratio and low off-
state current.
4
 Integrated circuits based on single-layer MoS2,
4
 bilayer MoS2,
5
 signal 
amplifiers
6
 and non-volatile memory cells
7
 were also demonstrated as well as highly 
flexible FET devices based on ultrathin MoS2.
8
 The presence of a direct band gap
9-12
 
in MoS2 due to the 2D confinement
12
 makes it interesting for applications in 
optoelectronics, for example in ultrasensitive
13
 photodetectors.
14
 At low temperatures, 
metal-insulator transition in single-layer MoS2 devices with top-
15
 and  back-gates 
were observed.
16
 Demonstration of high-performance devices in the back-gated 
geometry,
16,17
 with electron mobilities  > 60 cm
2
V
-1
s
-1
 at room temperature 
highlighted another important property of these materials: the strong influence of the 
adsorbates from the atmosphere on their electronic properties.  
 WS2 is another representative of the family of semiconducting TMDs. 
According to optical measurements, the single-layer form exhibits direct band gap of 
at least 2.0 eV.
18
 Theoretical models predict that among the semiconducting 2D 
TMDs,
19
 WS2 should have the highest mobility due to the reduced effective mass. 
WS2 could also be very interesting because of the strong spin-orbit coupling induced 
valence band splitting
20
 which results in spin-valley coupling.
21
 While the valence 
band splitting for MoS2 is ≈150 meV, because of the larger mass of W atoms, it is 
almost three times larger (≈426 meV) in WS2, which would allow easier observation 
of the valley Hall effect than in MoS2.
21,
 
22
  
The need for large-area deposition of TMDs resulted in interest in large-scale 
growth methods, including CVD growth of WS2 in single-layer form.
23-25
 All these 
outline the need for data on the electrical performance and transport properties of 
single-layer WS2. Recent reports of transistors made of multilayer WS2 (ref. 26) 
showed the potential of this material. Vertical transistors based on WS2/graphene 
heterostructures were also integrated with flexible substrates.
27
  Recent reports on 
liquid-gated multilayer
28
 and single-layer
29
 WS2 gave an estimate of the mobility of 
charge carriers of 44 cm
2
/Vs at room temperature.
29
 Temperature-dependent transport 
of multilayer WS2 in the insulating regime was also recently investigated on SiO2 and 
BN substrates.
30
 Temperature-dependent transport measurements on single-layer WS2 
with a solid gate, which are desirable for practical applications are still missing. In 
this letter we aim to complete the picture and provide experimental material regarding 
the transport properties of this material. After careful annealing in vacuum, we were 
able to probe both the insulating and the metallic conduction regime in this material as 
a function of temperature, reaching high mobilities at room temperature and observing 
the crossover into the metallic conduction regime at lower temperatures.  
 
RESULTS AND DISCUSSION 
 Device performance in air and in vacuum. We first focus on the room 
temperature performance of our back-gated WS2 field-effect transistors. An optical 
micrograph of a typical device is shown on Figure 1b.  Bias voltage is applied 
between drain and source electrodes, while the voltage drop across the channel is 
measured between probes labeled V1 and V2. 
We first characterize a typical double-layer WS2 device in air, vacuum and after 
annealing in vacuum and compare these results (Figure 2). In air, the device shows p-
type behavior with channel current Ids = 1 nA at gate voltage Vg = -70 V and bias 
voltage Vds = 1 V. Pumping down the chamber provides access to both branches of 
conductance, as shown on Figure 2a. During this experiment, we reached a pressure 
p = 2.7 × 10
-5
 mbar before annealing (green curve on Figure 2a) and p = 5 × 10
-7
 mbar 
after 40 hours annealing at 115°C (blue curve on Figure 2a).  As the pressure is 
decreased, the conductance on the electron side is enhanced, while the p-type 
conductance is suppressed. Figure 2b shows the threshold voltage Vth as a function of 
pressure with the Vth decreasing as the pressure is reduced. In the same time, we 
notice an improvement of almost two orders of magnitude in the ON current after 
annealing. This indicates that, while doping is sensitive to pressure, in-situ annealing 
dramatically improves charge carrier injection from the Au contacts. We further 
analyze the current-voltage Ids - Vds curves at a fixed gate voltage Vg = 60V before 
(Figure 2c) and after (Figure 2d) annealing. While the curve before annealing in 
vacuum is asymmetric and hysteretic, the Ids-Vds curve after annealing is symmetric, 
with an increased ON current and reduced hysteresis. We have also studied devices 
with different contacting materials (Ti/Au and Ag/Au, in addition to Au). The results 
are presented on Figures S1 and S2a in Supplementary information and reveal that the 
devices with Au contacts show highest ON currents and lowest contact resistance. 
The dependence of device performance on vacuum conditions and annealing is 
in agreement with previous reports on bilayer
31
 and monolayer
17
 MoS2 devices. In 
these reports, a similar shift of Vth was observed and attributed to the presence of 
adsorbed H2O and O2 from the atmosphere and their removal via in-situ annealing 
while recent theoretical calculations predict
32
 that the absorption of H2, O2, H2O  on 
the surface of MoS2 can result in p-type doping. Our observations confirm that WS2 
devices also show a performance increase following annealing in vacuum. Their 
performance in atmospheric conditions is however markedly worse than in the case of 
MoS2.  
In the case of double-layer WS2, we were able to observe both branches of 
conductance, while after annealing the p-type transport disappeared due to the shift of 
Vth. Recovery of n-type doping after in-situ annealing in the WS2 flakes, grown by 
vapor phase transport with Br as a transport agent is in agreement with previous 
observations of intrinsic doping of synthetically grown
33-34
 and natural
14
 TMD 
crystals. The presence of halogen atoms as impurities was recently observed even in 
natural samples,
14
 and might be responsible for the excess of electrons in the 
inspected flakes.  
We now turn to single-layer devices. Figure 3 shows the room-temperature 
characterization of a single-layer WS2 transistor in vacuum and the effect of in-situ 
annealing. This device has a length of 6.8 µm, width of 2.5 µm and distance between 
the voltage probes of 3.7 µm. As shown on Figure 2, placing the device in vacuum 
results in a shift of Vth towards negative values, revealing the pristine electronic state 
of the material, in the absence of strong doping by the adsorbates. Further annealing 
improves the ON-state current and provides further shift of Vth. We perform 
characterization of a chosen device with different annealing times up to 145 hours in 
vacuum. Figure 3a shows the Ids-Vg curves for different annealing times while Figure 
3b presents the dependence of the sheet conductivity on the back-gate voltage Vg for 
different annealing times. On Figure 3c we show the extracted two-terminal and four-
terminal resistance for the fixed gate voltage for the same device. Interestingly, while 
the four-terminal resistance reaches saturation after 60-80 hours of annealing, the two-
terminal resistance keeps decreasing. We also extracted the field-effect mobility FE
from our four-terminal measurements, using the expression 
 / 1/FE g oxd dV C      , where σ is the sheet conductivity of the channel and  
Cox = 1.28×10
-8
 F·cm
-2 
the geometric back-gate capacitance per unit area. The values 
of two-terminal and four-terminal mobility are presented in Figure 3d. While the four-
terminal mobility already saturates at µFE ~ 40 cm
2
V
-1
s
-1
 after 60 hours of annealing, 
the two-terminal mobility continues to improve gradually. This is in line with our 
previous observation that the annealing does not influence doping but improves the 
contact resistance. 
Figure 3e presents the extracted value of four-terminal field-effect mobility as a 
function of the back-gate voltage Vg after the last annealing step (145 hours). The 
values are extracted by numerically differentiating the conductivity, thus introducing 
noise in the data. We can see that the mobility vs. Vg reaches a plateau at high Vg, 
which corresponds to a linear dependence of σ on Vg. This behavior is similar to 
recent observations in MoS2 and is an indication of device performance limited by 
short-range scattering.
35
 Dashed lines provide a reference for the minimum and 
maximum values of mobility in this regime. From this curve, we extract a value for 
the room-temperature mobility of µFE  = 50 ± 7 cm
2
V
-1
s
-1
. To evaluate the accuracy of 
these measurements, we show on Figure 3f the drain current as a function of the 
voltage drop between the two voltage probes (V1 and V2). The dependence is linear in 
the entire range of applied bias voltage Vds (±2V) for the range of gate voltages Vg 
where we extract the field-effect mobility (Vg ~ 60 - 80 V). This confirms that the 
four-terminal conductivity measurements are reliable and not influenced by Schottky 
barriers that could be present at the voltage probes. Finally, we estimate the Ion/Ioff 
ratio for this device after the final step of annealing.  The ratio Ion/Ioff ~ 10
6
, estimated 
with an applied bias of Vds = 1 V (Figure S3b), is larger than previously reported 
values in the case of multilayer WS2 (ref. 26)  because of the enhanced electrostatic 
control achieved in single-layers. 
 Temperature-dependent electrical transport. After investigating single and 
double-layer WS2 devices in vacuum and at room temperature, we move on to the 
temperature-dependent study of electronic transport. The devices were annealed in the 
cryogenic setup until the saturation of the four-terminal mobility could be reached. 
The four-terminal sheet conductivities as a function of gate voltage Vg and 
temperature are presented on Figure 4a in the form of a 2D map.  
A crossover from an insulating regime at low gate voltages (decrease of 
conductivity with decreasing temperature) to a metallic regime (increase of 
conductivity with decreasing temperature) is observed around Vg ~ 70 V (see region 
in dashed circle on Figure 4b). Similar observations have been made in the case of 
MoS2.
15
 Figure 4c presents the values of sheet conductivity in units of e
2
/h, where e is 
the elementary charge and h the Planck constant. The crossover region between 
insulating and metallic states corresponds to a value of the sheet conductivity slightly 
lower than e
2
/h. This is consistent with values reported in top-gated
15
 as well as back-
gated
16
 MoS2 devices. 
We now investigate the temperature dependence of the mobility in the metallic 
regime, presented on Figure 4d. We plot here the four-terminal mobility vs. 
temperature T for the single-layer and double-layer device. As the temperature is 
lowered from 220 K, the field-effect mobility for the single-layer device (double-
layer) increases until ≈83 K, where it saturates at 120-140 cm2V-1s-1 (above 300 
cm
2
V
-1
s
-1
 for the double-layer). In the high-temperature part (83-220 K), the 
dependence of the mobility on the temperature follows a power-law dependence 
µFE∝T
-γ
, with a temperature damping factor γ = 0.73 (fits are shown as black lines on 
Figure 4d). This value is similar to that reported in encapsulated single-layer MoS2 
(ref. 15) and smaller than in unencapsulated single-layer MoS2.
16
 This temperature 
dependence has been ascribed to a complex interplay between homopolar phonon 
mode quenching,
36-37
 temperature-dependent screening
38
 and charged-impurity 
scattering.
39
 For the double-layer device, the power-law fit results in the damping 
factor γ = 1.75, indicating fundamental differences in interaction with phonons and 
charged impurities in comparison to single-layer case.  
Insulating regime. The behaviour in the insulating regime can be studied in the 
frameworks of thermally activated and variable-range hopping (VRH) models. First, 
from the high-temperature activation behaviour (inset of Figure 5a) we can extract the 
activation energy (Figure 5a) by fitting the sheet conductivity with the expression 
0( )
a BE k TG T G e
 where G0 is a constant, Ea the activation energy kB the Boltzmann 
constant and T the temperature. This activation energy corresponds to the thermal 
activation of charge carriers at the Fermi energy into the conduction band. Its 
dependence on gate voltage thus gives us the dependence of the Fermi energy on gate 
voltage, i.e. the density of states (DOS) just below the conduction band edge. The 
variation of the Fermi energy EF with the gate voltage Vg is 
/ ( )F g ox ox tdE dV C C C  , where Cox is the back-gate capacitance and 
2 ( )tC e D E
the quantum capacitance, from which the DOS D(E) could be extracted.  
This DOS is shown in Figure 5b. As the gate voltage is decreased, we see that 
the DOS first assumes a constant value below exp 14 1 2
2 2 10DD eV cm
   , close to the 
expected value for the DOS in the conduction band of WS2: 
* 2/vD g m   ,40 
where gv=2 stands for the valley degeneracy and m* is the electron effective mass, 
which we take from recent theoretical calculations to be m* = 0.34 m0.
19
 We find 
14 1 2
2 2.85 10
theory
DD eV cm
   . At lower gate voltages, the DOS exhibits an exponential 
decrease (dashed line in Figure 5b). Such an exponential tail near the conduction band 
edge has been recently observed in MoS2.
41
 Notice that the drop in the DOS 
corresponds to the room-temperature threshold voltage measured from the linear 
extrapolation of the output curve to zero, as shown in the inset of Figure 5b. The 
values of DOS ( 13 1 210D eV cm  ) measured around Vg = 0V on the other hand are 
comparable with the ones obtained with the same model for monolayer MoS2,
41
 which 
is in general attributed to the density of trap states inside the gap.  
In the lower temperature regime (temperature between 20 K and 250 K), 
variable range hopping (VRH) model,
42-43
 characterized by the expression 
1/3
0( / )T Te   can be used to describe  electrical transport in the WS2 device. Using the 
VRH model, one can extract the localization length 13.8 /loc Bk DT  where D is the 
density of states.
44
 Using the values of D extracted from the high-temperature regime 
(Figure 5b), together with the values of T0 extracted from the VRH model (Figure 5c), 
we can determine the localization length as a function of the gate voltage. As shown 
on Figure 5d, this value is constant and close to 2 nm while the EF stays inside the 
bandgap, in agreement with a recent report in few-layer WS2.
30
 As the gate voltage is 
increased above the threshold voltage, the localization length starts to linearly 
increase, indicating the onset of electron delocalization. 
 
CONCLUSIONS 
 In conclusion, by removing adsorbates and atmospheric contaminants using in-
situ annealing, we could study the electronic properties of pristine single-layer and 
double-layer WS2. Our measurements show that WS2 is a 2D semiconductor with 
promising electronic properties. Field-effect mobility 50 ± 7 cm
2
V
-1
s
-1 
at room 
temperature and current modulation Ion/Ioff ~10
6 
are comparable to those of single-
layer MoS2. The annealing experiments allowed us to outline the important 
differences between adsorbate removal and contact annealing. The careful annealing 
procedure also allowed low-temperature transport measurements to be performed in a 
four-terminal configuration. We observed a crossover between an insulating and a 
metallic behavior at high charge densities. The mobility shows a power law 
dependence on temperature and saturates below 83 K at 140 cm
2
V
-1
s
-1
 for the single-
layer case and above 300 cm
2
V
-1
s
-1
 for the double-layer case. Transport in the 
insulating regime was modeled as well, which allowed us to observe the same 
exponential band-tail in single-layer WS2, as the one recently inspected in single-layer 
MoS2,
41
 as well as to extract the localization length. Our results indicate the high 
quality of presented WS2 field-effect transistors, on par with similar MoS2 and WSe2-
based devices.
45,46
 The back-gated device configuration used in this work can be 
further improved by using high-k dielectrics and top gates, which will be the subject 
of future work.   
METHODS 
WS2 single crystals were grown using the vapor-phase transport method,
47
 with 
Br as the transport agent. Ultrathin WS2 flakes were obtained by micromechanical 
cleavage of these crystals on degenerately doped n++ silicon covered with 270 nm 
thermally grown SiO2. The thickness of the crystals was determined by non-contact 
mode Atomic Force Microscopy (AFM) (Figure 1a), and correlated with optical 
contrast between the crystal and the substrate. Single and double-layer WS2 crystals 
were located and six-terminal devices were fabricated using electron-beam 
lithography (EBL), followed by thermal evaporation of 90 nm thick Au contacts. 
Other metals, in particular, Ti/Au (2/50 nm) and Ag/Au (5/45nm) stacks were studied 
as well with results is presented in supplementary information, Figure S1. The 
samples were subsequently annealed to reduce the contact resistance in Ar/H2 flow.
4
  
Some devices with irregular shape were further patterned using a second step of EBL, 
followed by O2 plasma etching. Several steps of thermal annealing were performed in 
vacuum at a base pressure of 10
-6 
mbar to remove adsorbates and approach the 
pristine state of the material. Four-terminal electrical measurements were performed 
to remove the influence of contact resistance. 
AFM imaging is performed using an Asylum Research Cypher AFM. After Au 
contact deposition, devices are annealed in 100 sccm of Ar and 10 sccm H2 flow at 
200 °C for 2 h. Electrical characterization is carried out using Agilent E5270B 
parameter analyzer and a home-built vacuum annealing setup at a base pressure of  
10
-6 
mbar. Cryogenic measurements were performed in an Oxford Instruments Heliox 
cryo-magnetic system. 
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FIGURES 
  
Figure 1. Fabrication of single-layer WS2 transistors. (a)  AFM image of single-layer WS2 exfoliated on 
270 nm of SiO2 and the corresponding height profile (along the red line), from which a height of 0.7 nm can 
be extracted. Black lines are guides for the eyes indicating the step height (b) Optical micrograph of the 
device presented in this manuscript based on single-layer WS2 in the Hall bar geometry. Device length L = 
6.8 µm and width W = 2.5 µm.  Scale bar is 5 µm long. 
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Figure 2. Characterization of double-layer WS2 transistor in vacuum and the effect of annealing. (a) 
Current as a function of gate voltage (Ids-Vg) in air, vacuum and after annealing. (b) Threshold voltage Vth 
for p-type and n-type conduction as a function of pressure in the system. (c)  The dependence of device 
current Ids on the bias voltage Vds (Ids-Vds) for a fixed value of gate voltage Vg = 60 V before annealing in 
the vacuum chamber. (d) Same as (c), after annealing for 40 hours at 115 °C. 
 
 
  
(a) (b)
(c) (d)
-80
-60
-40
-20
0
20
40
60
80
T
h
re
s
h
o
ld
V
o
lt
a
g
e
V
th
(V
)
10
-7
10
-6
10
-5
10
-4
10
-3
Chamber Pressure (mbar)
40 hour
anneal time
n-type
p-type
10
-12
10
-11
10
-10
10
-9
10
-8
10
-7
10
-6
10
-5
D
ra
in
C
u
rr
e
n
t
I d
s
(A
)
-60 -40 -20 0 20 40 60
Gate Voltage Vg (V)
 In air
1.0×10
-3
mbar
1.5×10
-4
mbar
2.7×10
-5
mbar
5.0×10
-7
mbar and annealed
Vds = 1 V
-8
-6
-4
-2
0
D
ra
in
C
u
rr
e
n
t
I d
s
(µ
A
)
-4 -2 0 2 4
Drain Voltage Vds (V)
Pre-anneal, p = 2.7×10
-5
mbar
Vg = 60 V
-30
-20
-10
0
10
20
D
ra
in
C
u
rr
e
n
t
I d
s
(µ
A
)
-3 -2 -1 0 1 2 3
Drain Voltage Vds (V)
Post-anneal, p = 5×10
-7
mbar
Vg = 60 V
  
 
Figure 3. Performance of the single-layer WS2 transistor in vacuum. (a) Current-voltage Ids-Vg curves 
for the device recorded at different stages during the annealing process. (b) Sheet conductivity σ as a 
function of gate voltage Vg for the same annealing times as in (a). (c) Resistance as a function of annealing 
time at fixed gate voltage (Vg=75V). Red markers - four-terminal measurements, black markers - two-
terminal measurements. Four-terminal resistance reaches a plateau at ~70 kΩ indicated by the dashed line 
after 60 hours of annealing, while the two-terminal resistance continues to decrease during the entire 
annealing procedure. (d) Field-effect mobility of single-layer WS2 vs. the annealing time. Red markers - 
four-terminal mobility, black markers - two-terminal mobility. Dashed lines are given as a guide for the 
range of extracted mobilities. (e) Room- temperature four-terminal mobility, extracted from the red curve in 
(a) after 145 hours of annealing. Dashed lines indicate the range of mobility achieved in the linear regime 
(σ ~ Vg). (f) Current vs. voltage drop between the voltage probes after 145 h of annealing in vacuum. The 
linear dependence implies the correct measurements of four-terminal mobility 
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Figure 4. Temperature-dependent electrical characterization of the single-layer WS2 device.  (a) 
Dependence of the four-terminal sheet conductivity on gate voltage and temperature. The lower left corner 
exhibits the maximum sheet conductivity, corresponding to high gate voltages and low temperatures. (b) 
Sheet conductivity vs. gate voltage (Vg) for different temperatures. The area highlighted with the dashed 
circle represents the crossover region from the insulating (Vg < 70 V) to the metallic regime (Vg > 70V) at 
low temperatures (between 5 K and 80 K). (c) Dependence of the sheet conductivity in units of e
2
/h on the 
temperature for different gate voltages. (d) Four-terminal field-effect mobility vs temperature extracted from 
the gate voltage range between 65 V and 75 V. Red markers correspond to single-layer, blue - double-
layer WS2. The solid black lines are fits to the model µ~T
-γ
 in the 83-220 K temperature range.    
 
  
   
 
Figure 5. Electrical transport in the insulating regime of single-layer WS2. (a) Activation energy Ea as 
a function of gate voltage Vg extracted from the Arrhenius plots of the sheet conductivity (inset) in the high 
temperature range. (b) Density of states extracted from the activation energy. Inset: Ids-Vg curve for the 
same device recorded at room temperature with linear extraction of Vth (dashed line). (c) Logarithm of 
sheet conductivity plotted as a function of T
-1/3
 for different gate voltages. The variable range hopping 
parameter T0 (shown in inset) can be extracted from the slopes of the line fits. (d) The dependence of 
localization length on the gate voltage Vg. Dashed lines are guides for the eye. 
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PERFORMANCE OF DEVICES IN VACUUM 
First, we compare the results of devices with different types of metal contact 
after annealing in vacuum. On Figure S1, the characteristics of several devices of each 
type is presented, starting from the threshold voltage Vth (Figure S1a). All devices 
were annealed for up to 30 hours. Further annealing did not provide significant 
change in the threshold voltage for Ag/Au or Ti/Au devices. We also compare the 
contact resistances of devices normalized for the length of contact area. We fix the 
difference between gate voltage Vg at which the contact resistance is extracted and the 
Vth to be 70V for each device. These measurements are presented for various 
annealing times up to 40 hours. Au contacts provided the best results here and 
allowed correct voltage reading and accurate extraction of four-terminal mobility, as 
as shown in the main text in Figure 3f. In contrast to Au contacts, Ti/Au and Ag/Au 
contacts showed higher contact resistance and asymmetric Ids-Vds curves. The 
examples are provided for 72 hours of annealing time on Figure S1c and S1d, where 
we fixed the back gate voltage and swept the drain-source voltage.  An example of a 
symmetric curve obtained for Au contacts is shown in the main text on Figure 2d. 
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Figure S1. Comparison of different contact metals. (a) Dependence of the threshold voltage Vth on 
the metal used for contacts contact for different devices. Measurements were performed after 20-30 
hours of annealing in vacuum. (b) Extracted contact resistance for the selected devices at fixed 
overdrive voltage Vg - Vth =70V. (c) Current-voltage (Ids-Vds) curves at fixed gate voltage for Ag/Au 
device annealed for 72 hours. (d) Current-voltage (Ids-Vds) curves at fixed gate voltage for Ti/Au device 
annealed for 72 hours, double sweep is presented. 
  On Figure S2, we present the results for mobility of 8 different devices and its 
dependence on annealing time, as well as extraction of the Ion/Ioff ratio for device 
ML1. 
 
Figure S2. WS2 devices in vacuum. (a) Four-terminal field-effect mobility as a function of annealing time 
for 8 WS2 devices. Filled markers - single-layer, empty markers - double-layer devices. (b) Current-voltage 
(Ids-Vg) characteristics of device presented in Figure 3 of main text after 145 hours of annealing in vacuum, 
Vds = 1V, Ion ~ 3µA, Ioff ~ 3 pA. Inset: histogram showing the distribution of recorded off-state currents, used 
to estimate the current on/off ratio. 
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